THE VLSI DESIGN FLOW :
A typical ASIC Design flow is as per industry standard
- Specification
- Architecture
- RTL Coding
- RTL Verification
- Synthesis
- Place and Routing
- STA
- Floorplanning
- Genration of GDSII
Tape Out to Foundry to get end product..a wafer with repeated number of identical Ics
THE FPGA DESIGN PROCESS :
A typical FPGA Design flow is as follows:
- Specificationv
- Architecture
- RTL Coding
- RTL Verification
- Synthesis
- Place and Route
- Bit file genration
- FPGA Configuration
BE/B.TECH PROJECT BASED PROFESSIONAL TRAINING :-
Technonic in discussion with Technical Universities has arrived at a list of BE projects, under VLSI and Embedded domains, for eighth semester engineering students of colleges affiliated to Various Universities . These projects have been decided based on industry relevance and practical implementation of theoritical knowledge gained during BE. Each student who enroles in these projects will be interacting with industry professionals who bring with them decades of industry experience and rich tapeout experience critical to execute the projects like the way it is done in the industry.
ELIGIBILITY:
Eighth semester students interested in VLSI and Embedded Systems domain from the following branches
- Electronics and Communications
- Telecommunications
- Electrical and Electronics
- Computer Science
- Information Science
- Instrumentation Technology
Availability and choice of projects is based on first come first serve. Student groups will be allotted the projects upon their enrollment. Technonic. reserves the right to admission.
PROJECT DOMAINS:
VLSI (ASIC Design)
ASIC projects based on designing chips commonly used in mobile phones, laptops, desktops and interfaces/peripherals
VLSI (FPGA):-
FPGA projects based on ALTERA boards.
Embedded Systems:-
Telecommunications (Wireless and Wireline)
IPNetworking
Device Driver Development (Ex: Ethernet)
Network Management
Microcontroller based projects:-
Microcontroller projects based on TI kit.
Intake: 100 students (10 students per batch)
Project execution may be carried out at your college, subject to necessary permission from Technonic and college authorities.
COUNSELLING:
Every Saturday & Sunday By Corporate Trainer…….
Please feel free to Contact us for more information about our VLSI Services
|
